Jpn. J. Appl. Phys. 30 (1991) pp. 3671-3676  |Next Article|  |Table of Contents|
|Full Text PDF (1264K)| |Buy This Article|

Tunnel Structured Stacked Capacitor Cell (TSSC) with High Reliability for 64 Mbit dRAMs and Formation of Oxide-Nitride-Oxide Film (ONO) on 3-dimensionally (3d) Storage Electrode

Naoto Matsuo, Yoshiro Nakata, Hisashi Ogawa, Toshiki Yabu, Susumu Matsumoto, Masaru Sasago and Shozo Okada

(Received August 22, 1991; accepted for publication November 16, 1991)

We developed a new 3-dimensionally(3d) stacked capacitor structure, a tunnel structured stacked capacitor cell (TSSC), for 64Mbit dRAMs. The TSSC with 2 tunnels realized improved reliability the same as that of the conventional stacked capacitor (STC) and a capacitance of 29 fF with a capacitor height of 0.25 µm because of side-wall electrode formation. The equivalent thickness of SiO₂ for the oxide nitride oxide (ONO) is 7.8 nm, and the cell area is 1.8 µm². The uniformity of the ONO inside the tunnel of the TSSC was confirmed except for the corner of the tunnel, while the thickness of the ONO is slightly greater at the corner. At the corner, the top oxide film of the ONO is slightly thicker than that at the other areas, and accordingly, the shape of the plate electrode at the corner becomes round. These shape effects lead to no generation of the local field concentration at the corner inside the tunnel. They are applied to the other 3d stacked capacitors which have generally been proposed.

URL: http://jjap.jsap.jp/link?JJAP/30/3671/
DOI: 10.1143/JJAP.30.3671
KEYWORDS:TSSC, improved reliability, uniformity, ONO, shape effect, side-wall electrode, field concentration, 64Mbit dRAMs, 3d stacked capacitors

References

1. T. Ema, S. Kawanago, T. Nishi, S. Yoshida, H. Nishibe, T. Yabu, Y. Kodama, T. Nakano and M. Taguchi: International Electron Devices Meeting Tech. Dig., 1988 (Publishing Services, IEEE, New York, 1988) p. 592.
2. W. Wakamiya, Y. Tanaka, H. Kimura, H. Miyatake and S. Satoh: Symp. on VLSI Technology, Dig. of Technical Papers, 1989 (Business Center for Academic Societies Japan, Tokyo, 1989) p. 69.
3. S. Inoue, A. Nitayama, K. Hieda and F. Horiguchi: International Electron Devices Meeting Tech. Dig., 1989 (Publishing Services, IEEE, New York, 1989) p. 31.
4. H. Watanabe, N. Aoto, S. Adachi, T. Ishitani, E. Ikawa and K. Terada: Extended Abstract of the 22th Solid State Devices and Materials, 1990 (Business Center for Academic Societies Japan, Tokyo, 1990) p. 873.
5. D. Temmler: Symp. on VLSI Technology, Dig. of Technical Papers, 1991 (Business Center for Academic Societies Japan, Tokyo, 1991) p. 13.
6. Y. Tani, M. Sasago, H. Fujimoto, N. Furuya, T. Ono, N. Horiuchi and T. Miyata: Symp. on VLSI Technology, Dig. of Technical Papers, 1990 (Business Center for Academic Societies Japan, Tokyo, 1990) p. 7.
7. K. Kobayashi, H. Miyatake and M. Hirayama: Extended Abstracts of the 21th Solid State Devices and Materials, 1989 (Business Center for Academic Societies Japan, Tokyo, 1989) p. 485.
8. R. E. Treybal: Mass- Transfer Operations (McGraw-Hill Book Co., 1955) Chap. 3.