Jpn. J. Appl. Phys. 30 (1991) pp. 3715-3718  |Next Article|  |Table of Contents|
|Full Text PDF (409K)| |Buy This Article|

A New Method to Estimate Grain Boundary Trap State Density in Poly-Si TFTs

Noriji Kato, So Yamada, Yoshio Nishihara, Mario Fuse and Toshihisa Hamano

(Received September 7, 1991; accepted for publication November 16, 1991)

A new method of estimating grain boundary trap state density in poly-Si thin film transistors (TFTs) is proposed by modifying an assumption used in Levinson's method. Our method assumes that only the carrier near the surface contributes to the total current, and the other carrier is neglected. Then the carrier density at the surface is used to express the potential barrier height induced at the grain boundary instead of the averaged carrier density as in Levinson's method. The validity of our assumption is investigated using our two-dimensional device simulator, and it is shown that our assumption on the carrier density is suitable to derive the true trap state density.

URL: http://jjap.jsap.jp/link?JJAP/30/3715/
DOI: 10.1143/JJAP.30.3715

References | Citing Articles (4)

1. J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este and M. Rider: J. Appl. Phys. 53 (1982) 1193[AIP Scitation].
2. R. E. Proano, R. S. Misage and D. G. Ast: IEEE Trans. Electron Devices ED-36 (1989) 1915.
3. S. Yamada, S. Yokoyama and M. Koyanagi: Extended Abstracts of the 22nd Conference of Solid State Device and Materials, Sendai, 1990 (Business Center for Academic Societies Japan, Tokyo, 1990) p. 1003.
4. N. C. Lu, L. Gerzberg, C. Lu and J. D. Meindl: IEEE Trans. Electron Devices ED-30 (1983) 137.
5. M. Koyanagi, I-Wei Wu, A. G. Lewis, M. Fuse and R. Bruce: Int. Electron Device Meet. Technical Digest (IEEE, New York, 1990) p. 863.