Jpn. J. Appl. Phys. 41 (2002) pp. 2301-2305  |Next Article|  |Table of Contents|
|Full Text PDF (219K)| |Buy This Article|

A High-Performance Ramp-Voltage-Scan Winner-Take-All Circuit in an Open Loop Architecture

Kiyoto Ito, Makoto Ogawa and Tadashi Shibata

(Received October 15, 2001; accepted for publication December 27, 2001)

A fast and accurate time-domain winner-take-all (WTA) circuit has been developed utilizing a ramp-voltage scan technique in an open loop architecture. The circuit identifies the location of the minimum or maximum value of the multiple analog input voltages by hardware parallel computation. The key feature of the circuit is the replacement of the feedback architecture reported in the previous work by an open-loop OR-tree architecture for delay detection. As a result, the problem of multiple winner detection due to the feedback signal delay has been successfully eliminated. Test circuits were fabricated in a 0.6 µm CMOS technology and the concept has been verified by test chip measurements as well as by post-layout extracted circuit simulation. The time resolution of the open-loop OR-tree architecture circuit is 400 ps, which is 9.5 times higher than that of the conventional WTA circuit utilizing a feedback signal through a multiple-input OR to latch the winner.

URL: http://jjap.jsap.jp/link?JJAP/41/2301/
DOI: 10.1143/JJAP.41.2301

References | Citing Articles (3)

1. A. Gersho and R. M. Gray: Vector Quantization and Signal Compression (Kluwer, Academic Publishers, Boston, 1992).
2. T. Kohonen: Self-Organizing Maps (Springer, Berlin, 1995).
3. T. Shibata: Proc. IEEE Int. Symp. on Intelligent Signal Processing & Systems, Honolulu, 2000 (2000) p. 323.
4. K. Tsang and B. W. Y. Wei: IEEE Trans. VLSI System 2 (1994) 360.
5. T. Shibata, A. Nakada, M. Konda, T. Morimoto, T. Ohmi, H. Akutsu, A. Kawamura and K. Marumoto: Int. Solid-State Circuits Conf. Dig. Tech. Papers FP16.9 (1997) p. 270.
6. A. Nakada, T. Shibata, M. Konda, T. Morimoto and T. Ohmi: IEEE J. Solid-State Circuits 34 (1999) 822.
7. G. T. Tuttle, S. Fallahi and A. A. Abidi: Int. Solid-State Circuits Conf. Dig. Tech. Papers WP2.7 (1993) p. 38.
8. A. Nakada, M. Konda, T. Morimoto, T. Yonezawa, T. Shibata and T. Ohmi: Inst. Electron., Inf. & Commun. Eng. Trans. Electron 82-C (1999) 1730.
9. J. Lazzaro, S. Ryckebusch, M. A. Mahowald and C. Mead: Advances in Neural Information Processing Systems 1, ed. D. S. Touretzky (Morgan Kaufmann, San Mateo, CA, 1989) p. 703.
10. J. Choi and B. J. Sheu: IEEE J. Solid-State Circuits 28 (1993) 576.
11. G. Cauwenberghs and V. Pedroni: Advances in Neural Information Processing Systems 7, eds. G. Tesauro, D. Touretzky and T. Leen (MIT Press, Cambridge, MA, 1995) p. 779.
12. T. Shibata and T. Ohmi: IEEE Trans. Electron Devices 39 (1992) 1444[CrossRef].
13. T. Yamashita and T. Shibata and T. Ohmi: Int. Solid-State Circuits Conf. Dig. Tech. Papers FA15.2 (1993) p. 236.
14. M. Ikeda and K. Asada: Proc. 24th European Solid-State Circuit Conf, Hague, 1998 (1998) p. 464.
15. M. Ikeda and K. Asada: Proc. DA Symp. 2000 (2000) p. 139 [in Japanese].
16. K. Kotani, T. Shibata and T. Ohmi: IEEE J. Solid-State Circuits 33 (1998) 762.