Jpn. J. Appl. Phys. 45 (2006) pp. 3290-3294  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (169K)| |Buy This Article|

A Novel Fast Lock-in Phase-Locked Loop Frequency Synthesizer with Direct Frequency Presetting Circuit

Xiaofei Kuang, Nanjian Wu and Guoliang Shou1

State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, P. O. Box 912, Beijing 100083, P. R. China
1Liuhewantong Microelectronics Ltd., Beijing 100085, P. R. China

(Received September 14, 2005; accepted December 19, 2005; published online April 25, 2006)

This paper proposes a novel, fast lock-in, phase-locked loop (PLL) frequency synthesizer. The synthesizer includes a novel mixed-signal voltage-controlled oscillator (VCO) with a direct frequency presetting circuit. The frequency presetting circuit can greatly speed up the lock-in process by accurately the presetting oscillation frequency of the VCO. We fully integrated the synthesizer in standard 0.35 µm, 3.3 V complementary metal–oxide–semiconductors (CMOS) process. The entire chip area is only 0.4 mm2. The measured results demonstrate that the synthesizer can speed up the lock-in process significantly and the lock-in time is less than 10 µs over the entire oscillation frequency range. The measured phase noise of the synthesizer is -85 dBc/Hz at 10 kHz offset. The synthesizer avoids the tradeoff between the lock-in speed and the phase noise/spurs. The synthesizer monitors the chip temperature and automatically compensates for the variation in frequency with temperature.

URL: http://jjap.jsap.jp/link?JJAP/45/3290/
DOI: 10.1143/JJAP.45.3290
KEYWORDS:lock-in speed, direct frequency presetting, mixed-signal voltage-controlled oscillator (VCO), phase-locked loop (PLL), synthesizer


|Full Text PDF (169K)| |Buy This Article| Citation:


References

  1. J. Lee and B. Kim: IEEE J. Solid-State Circuits 35 (2000) 1137.
  2. C. Y. Yang and S. I. Liu: IEEE J. Solid-State Circuits 35 (2000) 1445.
  3. T. A. D. Riley, M. A. Copeland and T. A. Kwasniewski: IEEE J. Solid-State Circuits 28 (1993) 553.
  4. A. M. Fahim and M. I. Elmasry: IEEE Trans. Circuits Syst. II 50 (2003) 53.
  5. W. B. Wilson, U. K. Moon, K. R. Lakshmikumar and L. Dai: IEEE J. Solid-State Circuits 35 (2000) 1437.
  6. C. H. Park and B. Kim: IEEE J. Solid-State Circuits 34 (1999) 586.
  7. I. A. Yong, J. K. Greason and K. L. Wong: IEEE J. Solid-State Circuits 27 (1992) 1599.
  8. P. Larsson: IEEE J. Solid-State Circuits 31 (1996) 744.
  9. W. Rhee: Proc. IEEE Int. Symp. Circuits and Systems, 1999, p. 545.

|TOP|  |Previous Article| |Next Article|  |Table of Contents| |JJAP Home|
Copyright © 2013 The Japan Society of Applied Physics
Contact Information