Quick Jump

Jpn. J. Appl. Phys. 45 (2006) pp. L1289-L1292  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (144K)| |Buy This Article|

Letter

Modified Oxygen Vacancy Induced Fermi Level Pinning Model Extendable to P-Metal Pinning

Yasushi Akasaka^1,2, Genji Nakamura¹, Kenji Shiraishi^2,3,4, Naoto Umezawa³, Kikuo Yamabe^2,3, Osamu Ogawa¹, Myoungbum Lee¹, Toshio Amiaka¹, Tooru Kasuya¹, Heiji Watanabe⁵, Toyohiro Chikyow³, Fumio Ootsuka¹, Yasuo Nara¹ and Kunio Nakamura¹

¹Semiconductor Leading Edge Technologies, Inc. (Selete), Tsukuba, Ibaraki 305-8569, Japan
²Graduate School of Pure and Applied Sciences, University of Tsukuba, Tsukuba, Ibaraki 305-8573, Japan
³Advanced Electronic Materials Center, National Institute for Materials Science, Tsukuba, Ibaraki 305-0047, Japan
⁴CREST, Japan Science and Technology Agency, Kawaguchi, Saitama 332-0012, Japan
⁵Graduate School of Engineering, Osaka University, Suita, Osaka 565-0871, Japan

(Received September 18, 2006; accepted November 7, 2006; published online December 8, 2006)

Typical p-metals show similar effective work functions close to p⁺ polycrystalline silicon (poly-Si) pinning position irrespective of materials after high-temperature process. We found that this phenomenon can be explained by the modified Vo model taking into account the effect of Si substrate. Oxygen absorption by Si substrate and subsequent electron transfer to metal electrode clearly explain the p-metal Fermi level pinning as well as p⁺ poly-Si pinning. In addition, unsuppressed Fermi level pinning by insertion of barrier layer at p⁺ poly-Si/barrier layer/high-k gate stack, which is one of the open issues concerning p⁺ poly-Si pinning, has the same overall reaction scheme. The modified model also consistently explains this phenomenon.

URL: http://jjap.jsap.jp/link?JJAP/45/L1289/
DOI: 10.1143/JJAP.45.L1289

|Full Text PDF (144K)| |Buy This Article| Citation: Plain Text BiBTeX EndNote(RIS) RSS

---

References | Citing Articles (41)

1. International Technology Roadmap for Semiconductors 2005 Edition.
2. C. Hobbs et al.: VLSI Tech. Dig., 2003, p. 9.
3. K. Shiraishi, K. Yamada, K. Torii, Y. Akasaka, K. Nakajima, M. Kohno, T. Chikyo, H. Kitajima and T. Arikado: VLSI Tech. Dig., 2004, p. 108.
4. Y. Akasaka, K. Miyagawa, A. Kariya, H. Shoji, T. Aoyama, S. Kume, M. Shigeta, O. Ogawa, K. Shiraishi, A. Uedono, K. Yamabe, T. Chikyow, K. Nakajima, M. Yasuhira, K. Yamada and T. Arikado: Ext. Abstr. Solid State Devices and Materials, 2004, p. 196.
5. Y.-C. Yeo, P. Ranade, T.-J. King and C. Hu: IEEE Electron Device Lett. 23 (2002) 342[CrossRef].
6. R. Jha, J.-H. Lee, B. Chen, H. Lazar, J. Gurganus, N. Biswas, P. Majhi, G. Brown and V. Misra: IEDM Tech. Dig., 2004, p. 295.
7. Y. Akasaka, K. Miyagawa, T. Sasaki, K. Shiraishi, S. Kamiyama, O. Ogawa, F. Ootsuka and Y. Nara: VLSI Tech. Dig., 2005, p. 228.
8. T. Aoyama, S. Kamiyama, Y. Tamura, T. Sasaki, R. Mitsuhashi, K. Torii, H. Kitajima and T. Arikado: Ext. Abstr. Int. Workshop Gate Insulator, 2003, p. 174.
9. Y. Kamimuta, M. Koyama, T. Ino, K. Sekine, M. Sato, K. Eguchi, M. Takayanagi, M. Tomita and A. Nishiyama: Ext. Abstr. Solid State Devices and Materials, 2005, p. 24.

---