Jpn. J. Appl. Phys. 46 (2007) pp. 2188-2192  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (186K)| |Buy This Article|

Scalable Wordline Shielding Scheme using Dummy Cell beyond 40 nm NAND Flash Memory for Eliminating Abnormal Disturb of Edge Memory Cell

Ki-Tae Park, SeungChul Lee, Jong-Sun Sel, Jungdal Choi, and Kinam Kim

(Received September 8, 2006; accepted January 4, 2007; published online April 24, 2007)

A scalable wordline shielding scheme using dummy cell in NAND flash memory is presented to eliminate abnormal disturb of edge memory cell which causes to degradation of NAND flash performance. The proposed NAND flash is also able to improve more NAND scaling compared to conventional NAND string beyond sub-40 nm technology node. By using a proposed program scheme which includes an optimized bias voltage and adjusted V_th of dummy cell, almost abnormal disturbance of edge memory cell is removed and over 58% capacitive coupling noise between select transistor and edge memory cell can be reduced from both simulation and experimental results which used 63 nm NAND flash technology. The proposed NAND flash also improves V_th distribution of memory cell by providing almost equal operation conditions for all memory cells in NAND string.

URL: http://jjap.jsap.jp/link?JJAP/46/2188/
DOI: 10.1143/JJAP.46.2188

References | Citing Articles (3)

1. K. Kim: IEDM Tech. Dig., 2005, p. 333.
2. K.-T. Park, J. Choi, J. Sel, V. Kim, C. Kang, Y. Shin, U. Roh, J. Park, J.-S. Lee, J. Sim, S. Jeon, C. Lee, and K. Kim: Symp. VLSI Technology Tech. Dig., 2006, p. 24.
3. J.-D. Lee, C.-K. Lee, M.-W. Lee, H.-S. Kim, K.-C. Park, and W.-S. Lee: IEEE 21st Non-volatile Semiconductor Memory Workshop, 2006, p. 31.
4. G. A. M. Hurkx, D. B. M. Klassen, and M. P. G. Knuvers: IEEE Trans. Electron Devices 39 (1992) 331[CrossRef].