Jpn. J. Appl. Phys. 46 (2007) pp. 3347-3350  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (239K)| |Buy This Article|

Impact Ionization Behavior in Bulk Fin Field Effect Transistors with Fin Body Width and Bias Conditions

Sang-Yun Kim, Young Min Kim, Kwang-Ho Baek, Ki-Heung Park, Kyoung-Rok Han, Byung-Kil Choi, and Jong-Ho Lee

School of Electrical Engineering and Computer Science, Kyungpook National University, Sankyuk-Dong, Buk-Gu, Daegu 702-701, Korea

(Received August 16, 2006; accepted February 20, 2007; published online June 6, 2007)

The impact ionization behavior of bulk fin field effect transistors (FinFETs) was investigated with respect to fin body width (Wfin) and bias conditions. As fin width decreases to less than about 50 nm, the effect of parasitic source/drain series resistance becomes significant, resulting in a decrease in the impact ionization rate due to the increasing voltage drop across the resistance. We analyzed the ISUB/ID trend depending on the bias conditions (VGS=VDS and VGS=VDS/2) for devices with a Wfin thicker than 50 nm. Through two-dimensional device simulation, we showed the voltage drop and the peak electron temperature for various Wfin. It was also shown that the contact resistivity between the source/drain and the metal electrode is very important in the bulk FinFET with a very thin fin width.

URL: http://jjap.jsap.jp/link?JJAP/46/3347/
DOI: 10.1143/JJAP.46.3347
KEYWORDS:impact ionization, ISUB/ID, bulk FinFET, fin width, series resistance


|Full Text PDF (239K)| |Buy This Article| Citation:


References | Citing Article (1)

  1. T. Park, S. Choi, D. H. Lee, J. R. Yoo, B. C. Lee, J. Y. Kim, C. G. Lee, K. K. Chi, S. H. Hong, S. J. Hyun, Y. G. Shin, J. N. Han, I. S. Park, U. I. Chung, J. T. Moon, E. Yoon, and J. H. Lee: Symp. VLSI Technology Dig. Tech. Pap., 2003, p. 135.
  2. T. Park, H. J. Cho, J. K. Choe, S. Y. Han, S.-M. Jung, J. H. Jeong, B. Y. Nam, O. I. Won, J. N. Han, H. S. Kang, M. C. Chae, D. Y. Lee, D. Park, K. Kim, E. Yoon, and J. H. Lee: IEDM Tech. Dig., 2003, p. 27.
  3. J. H. Lee, T. Park, E. Yoon, and Y. J. Park: Nanoelectronics Tech. Dig., 2003, p. 102.
  4. Y. K. Choi, D. Ha, E. Snow, J. Bokor, and T. J. King: IEDM Tech. Dig., 2003, p. 177.
  5. S.-Y. Kim, K.-H. Back, K.-R. Han, B.-K. Choi, and J.-H. Lee: ISDRS Tech. Dig., 2005.
  6. J.-W. Han, C.-H. Lee, D. Park, and Y.-K. Choi: IEEE Electron Device Lett. 27 (2006) 514[CrossRef].
  7. T. Park, H. J. Cho, J. D. Choe, I. H. Cho, D. Park, E. Yoon, and J.-H. Lee: IEEE Electron Device Lett. 25 (2004) 798[CrossRef].
  8. P. Smeys, P. B. Griffin, Z. U. Rek, I. De Wolf, and K. C. Saraswat: IEDM Tech. Dig., 1996, p. 709.
  9. J.-S. Lim, S. E. Thompson, and J. G. Fossum: IEEE Electron Device Lett. 25 (2004) 731[CrossRef].
  10. M. Mouis, F.-N. Genin, and A. Poncet: Tech. Dig. DRC, 2001, p. 195.

|TOP|  |Previous Article| |Next Article|  |Table of Contents| |JJAP Home|
Copyright © 2013 The Japan Society of Applied Physics
Contact Information