Jpn. J. Appl. Phys. 47 (2008) pp. 2752-2755  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (313K)| |Buy This Article|

A Fully Integrated SiGe Optical Receiver Using Differential Active Miller Capacitor for 4.25 Gbit/s Fiber Channel Application

Ji-Chen Huang, Kuang-Sheng Lai, and Klaus Y.-J. Hsu

(Received October 1, 2007; accepted November 1, 2007; published online April 25, 2008)

This paper provides a SiGe optical receiver using new high performance differential active Miller capacitor (DAMC) circuits to replace off-chip capacitors. The fully integrated design can avoid off-chip noise interference. The 4.25 Gbit/s optical receiver was realized in a commercial 0.35 µm SiGe BiCMOS process. The measured results of the receiver demonstrate a differential output swing of 530 mV with 50 Ω output loads, a crossing percentage of 51.6%, a peak-to-peak jitter (jitter_p–p) of 23.9 ps, and an input sensitivity of -13.8 dBm, respectively, at a bit error rate (BER) of 10^-12 with a 2³¹-1 pseudo random binary sequences (PRBS) test pattern. The total circuit dissipates 105.6 mW under a 3.3 V supply, and the chip size is 945 ×980 µm².

URL: http://jjap.jsap.jp/link?JJAP/47/2752/
DOI: 10.1143/JJAP.47.2752

References | Citing Article (1)

1. B. Razavi: Design of Integrated Circuits for Optical Communications (McGraw-Hill, New York, 2003) p. 18.
2. C. D. Holdenried, J. W. Haslett, and M. W. Lynch: IEEE J. Solid-State Circuits 39 (2004) 1959.
3. J. S. Weiner, J. S. Lee, A. Leven, Y. Baeyens, V. Houtsma, G. Georgiou, Y. Yang, J. Frackoviak, A. Tate, R. Reyes, R. F. Kopf, W.-J. Sung, N. G. Weimann, and Y.-K. Chen: IEEE J. Solid-State Circuits 39 (2004) 1720.
4. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer: Analysis and Design of Analog Integrated Circuits (Wiley, New York, 2001) 4th ed., p. 488.