Jpn. J. Appl. Phys. 47 (2008) pp. 3091-3094  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (342K)| |Buy This Article|

A Two-Layer Stacked Polycrystalline Silicon Thin Film Transistor Complementary Metal Oxide Semiconductor Inverters Using Laser Crystallized Channel with High-k and Metal Gate on Si

Soon-Young Oh, Chang-Geun Ahn, Jong-Heon Yang, Won-Ju Cho1, and Moon-Gyu Jang

Nano-Bio Electronic Devices Team, Electronics and Telecommunications Research Institute, 161 Gajeong-dong, Yuseong-gu, Daejeon 305-350, Korea
1Department of Electronic Materials Engineering, Kwangwoon University, 447-1 Wolgye-dong, Nowon-gu, Seoul 139-701, Korea

(Received September 25, 2007; accepted November 19, 2007; published online April 25, 2008)

The fabrication methods and characteristics of polycrystalline silicon (poly-Si) thin film transistor (TFT) stacked complementary metal oxide semiconductor (CMOS) inverters were demonstrated the feasibility for high performance logic circuit applications was verified. The laser crystallization processes were compatible with the poly-Si TFT stacked CMOS inverters and the laser crystallized poly-Si films showed uniform grain size with low surface roughness and excellent crystallinity. In order to fabricate three-dimensional (3-D) stacked poly-Si CMOS inverters, the p-channel MOSTFTs (PMOS) at upper poly-Si layer were stacked on the n-channel MOSTFT (NMOS) at lower poly-Si and interlayer dielectric (ILD) layer. The HfO2 gate dielectrics and Pt metal gates were applied to the upper PMOSTFT to avoid the degradation of lower NMOSTFT. The CMOS inverters fabricated by stacking the poly-Si TFTs revealed good characteristics for the 3-D integrated CMOS applications.

URL: http://jjap.jsap.jp/link?JJAP/47/3091/
DOI: 10.1143/JJAP.47.3091
KEYWORDS:laser crystallized channel, High-k, metal gate, poly-Si TFT CMOS inverter, CMOS applications


|Full Text PDF (342K)| |Buy This Article| Citation:


References

  1. K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat: Proc. IEEE 89 (2001) 602.
  2. Y. Akasaka: Proc. IEEE 74 (1986) 1703.
  3. A. W. Topol, D. C. La Tulipe, Jr., L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, G. U. Singco, A. M. Young, K. W. Guarini, and M. Ieong: IBM J. Res. Dev. 50 (2006) 491.
  4. V. W. C. Chan, P. C. H. Chan, and M. Chan: IEDM Tech. Dig., 2000, p. 161.
  5. S. Zhang, R. Han, X. Lin, X. Wu, and M. Chan: IEEE Electron Device Lett. 25 (2004) 661[CrossRef].
  6. X. Lin, S. Zhang, X. Wu, and M. Chan: IEEE Trans. Electron Devices 53 (2006) 1405[CrossRef].
  7. W. J. Cho, K. J. Im, C. G. Ahn, J. H. Yang, J. H. Oh, I. B. Baek, and S. J. Lee: J. Vac. Sci. Technol. B 22 (2004) 3210[AIP Scitation].

|TOP|  |Previous Article| |Next Article|  |Table of Contents| |JJAP Home|
Copyright © 2013 The Japan Society of Applied Physics
Contact Information