Jpn. J. Appl. Phys. 48 (2009) 06FD11 (3 pages)  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (390K)| |Buy This Article|

Charge Trapping Characteristics of Variable Oxide Thickness Tunnel Barrier with SiO2/HfO2 or Al2O3/HfO2 Stacks for Nonvolatile Memories

Kwan-Su Kim, Myung-Ho Jung, Goon-Ho Park, Jongwan Jung1, and Won-Ju Cho

Department of Electronic Materials Engineering, Kwangwoon University, 447-1 Wolgye-dong, Nowon-gu, Seoul 139-701, Korea
1Department of nano-science and technology, Sejong University, 98 Gunja-dong, Gwangjin-gu, Seoul 143-747, Korea

(Received November 27, 2008; accepted March 17, 2009; published online June 22, 2009)

Charge trapping characteristics of asymmetrical tunnel barriers consisting of different dielectric materials were investigated for application of nonvolatile memory devices. A thin HfO2 layer stacked on ultrathin SiO2 layer (SiO2/HfO2 tunnel barrier) revealed higher current sensitivity to applied gate voltage than the conventional single SiO2 tunnel barrier. On the other hand, the electron trapping of the tunnel barriers increased with the thickness of HfO2 layer. Thus, a thin HfO2 layer is promising for the engineered tunnel barriers, while a thick HfO2 layer is appropriate for charge trapping layers for high-integrated nonvolatile memories. Meanwhile, an ultrathin Al2O3/HfO2 tunnel barrier also revealed good electrical characteristics and is suitable for low temperature fabrication process.

URL: http://jjap.jsap.jp/link?JJAP/48/06FD11/
DOI: 10.1143/JJAP.48.06FD11


|Full Text PDF (390K)| |Buy This Article| Citation:


References | Citing Article (1)

  1. S. Lai: Proc. 1998 Int. Non-Volatile Memory Technology Conf., 1998, p. 6.
  2. K. Nakamura, S. Taguchi, and M. Wada: IEDM Tech. Dig., 1998, p. 424.
  3. K. K. Likharev: Appl. Phys. Lett. 73 (1998) 2137[AIP Scitation].
  4. B. Govoreanu, P. Blomme, M. Rosmeulen, J. Van Houdt, and K. De Meyer: IEEE Electron Device Lett. 24 (2003) 99[CrossRef].
  5. H. T. Lue, S. Y. Wang, E. K. Lai, Y. H. Shih, S. C. Lai, L. W. Yang, K. C. Chen, J. Ku, K. Y. Hsieh, R. Liu, and C. Y. Lu: IEDM Tech. Dig., 2005, p. 547.
  6. M. Specht, M. Städele, and F. Hofmann: Proc. ESSDERC Conf., 2002, p. 599.
  7. J. Buckley, B. De Salvo, G. Ghibaudo, M. Gely, J. F. Damlencourt, F. Martin, G. Nicotra, and S. Deleonibus: Solid-State Electron. 49 (2005) 1833[CrossRef].
  8. J. Buckley, B. De Salvo, G. Molas, M. Gély, and S. Deleonibus: Proc. ESSDERC Conf., 2005, p. 509.
  9. S. Maikap, H. Y. Lee, T. Y. Wang, P. J. Tzeng, C. C. Wang, L. S. Lee, K. C. Liu, J. R. Yang, and M. J. Tsai: Semicond. Sci. Technol. 22 (2007) 884[IoP STACKS].
  10. Y. Liu, S. Dey, S. Tang, D. Q. Kelly, J. Sarkar, and S. K. Banerjee: IEEE Trans. Electron Devices 53 (2006) 2598[CrossRef].
  11. S. Abdi-Ben Nasrallah, A. Bouazra, A. Poncet, and M. Said: Thin Solid Films 517 (2008) 456[CrossRef].
  12. J. D. Caspersona, L. D. Bell, and H. A. Atwater: J. Appl. Phys. 92 (2002) 261[AIP Scitation].
  13. S. Jeon, J. H. Han, J. H. Lee, S. Choi, H. Hwang, and C. Kim: IEEE Trans. Electron Devices 52 (2005) 2654[CrossRef].

|TOP|  |Previous Article| |Next Article|  |Table of Contents| |JJAP Home|
Copyright © 2013 The Japan Society of Applied Physics
Contact Information