Jpn. J. Appl. Phys. 50 (2011) 04DC04 (6 pages)  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (999K)| |Buy This Article|

Double Dielectric Spacer for the Enhancement of Silicon p-Channel Tunnel Field Effect Transistor Performance

Hasanali G. Virani, Suresh Gundapaneni, and Anil Kottantharayil

(Received September 20, 2010; revised November 28, 2010; accepted December 21, 2010; published online April 20, 2011)

A double dielectric spacer concept is proposed for the enhancement of the performance of silicon p-channel tunnel field effect transistor. The double dielectric spacer consist of an inner layer made of a high-k material and an outer layer made of a low-k material. We show that the double dielectric spacer with high-k inner layer result in the concentration of the external fringe field near the source to channel junction, resulting in the improvement of ON state currents without degrading the OFF state current or the subthreshold swing. Further we have illustrated improved dynamic performance of the double dielectric spacer architecture using mixed mode simulations of unloaded and capacitively loaded inverter circuits for the first time. Performance improvements are illustrated and explained for silicon dioxide, aluminium oxide and hafnium oxide gate dielectrics.

URL: http://jjap.jsap.jp/link?JJAP/50/04DC04/
DOI: 10.1143/JJAP.50.04DC04
PACS: 85.30.Mn, 85.30.De, 73.40.Gk, 73.40.Lq, 77.55.-g

References

1. International Technology Roadmap for Semiconductors (2009) [http://www.itrs.net].
2. K. K. Bhuwalka, M. Born, M. Schindler, M. Schmidt, T. Sulima, and I. Eisele: Jpn. J. Appl. Phys. 45 (2006) 3106[JSAP].
3. F. Mayer, C. L. Royer, J. F. Damlencourt, K. Romanjek, F. Andrieu, C. Tabone, B. Previtali, and S. Deleonibus: IEDM Tech. Dig., 2008, p. 402.
4. C. L. Royer and F. Mayer: Proc. 10th Int. Conf. Ultimate Integration of Silicon, 2009, p. 53.
5. K. Jeon, W. Y. Loh, P. Patel, C. Y. Kang, J. Oh, A. Bowonder, C. Park, C. S. Park, C. Smith, P. Majhi, H. Tseng, R. Jammy, T. K. Liu, and C. Hu: Proc. Symp. VLSI Technology, 2010, p. 121.
6. E. Toh, G. H. Wang, L. Chan, D. Sylvester, C. Heng, G. Samudra, and Y. Yeo: Jpn. J. Appl. Phys. 47 (2008) 2593[JSAP].
7. M. Fulde, A. Heigl, G. Wachutka, G. Knoblinger, and D. Schmitt-Landsiedel: Proc. 2nd IEEE Int. Nanoelectronics Conf., 2008, p. 579.
8. V. Nikam, K. Bhuwalka, and A. Kottantharayil: Tech. Dig. 66th Device Research Conf., 2008, p. 77.
9. S. Saurabh and M. J. Kumar: Jpn. J. Appl. Phys. 48 (2009) 064503[JSAP].
10. A. S. Verhulst, W. G. Vandenberghe, K. Maex, S. D. Gendt, M. M. Heyns, and G. Groeseneken: IEEE Electron Device Lett. 29 (2008) 1398[CrossRef].
11. J. Knoch, S. Mantl, and J. Appenzeller: Solid-State Electron. 51 (2007) 572[CrossRef].
12. T. Miyashita, K. Ikeda, Y. Kim, T. Yamamoto, Y. Sambonsugi, H. Ochimizu, T. Sakoda, M. Okuno, H. Minakata, H. Ohta, Y. Hayami, K. Ookoshi, Y. Shimamune, M. Fukuda, A. Hatada, K. Okabe, T. Kubo, M. Tajima, T. Yamamoto, E. Motoh, T. Owada, M. Nakamura, H. Kudo, T. Sawada, J. Nagayama, A. Satoh, T. Mori, A. Hasegawa, H. Kurata, H. Sukegawa, A. Tsukune, S. Yamaguchi, K. Ikeda, M. Kase, T. Futatsugi, S. Satoh, and T. Sugii: IEDM Tech. Dig., 2007, p. 251.
13. A. B. Sachid, R. Francis, M. S. Baghini, D. K. Sharma, K. Bach, R. Mahnkopf, and V. R. Rao: IEDM Tech. Dig., 2008, p. 697.
14. H. G. Virani, R. B. Rao, and A. Kottantharayil: presented at 15th Int. Workshop Physics of Semiconducter Devices, 2009.
15. H. G. Virani, R. B. Rao, and A. Kottanthararyil: IEEE Trans. Electron Devices 57 (2010) 2410[CrossRef].
16. Synopsys sentaurus design suite [http://www.synopsys.com].
17. N. R. Mohapatra, M. P. Desai, S. G. Narendra, and V. R. Rao: IEEE Trans. Electron Devices 49 (2002) 826[CrossRef].
18. M. Schlosser, K. K. Bhuwalka, M. Sauter, T. Zilbauer, T. Sulima, and I. Eisele: IEEE Trans. Electron Devices 56 (2009) 100[CrossRef].
19. W. Y. Loh, K. Jeon, C. Y. Kang, J. Oh, P. Patel, C. Smith, J. Barnett, C. Park, T.-J. King Liu, H.-H. Tseng, P. Majhi, R. Jammy, and C. Hu: Proc. 40th ESSDERC, 2010, p. 162.
20. L. Wang and P. Asbeck: Proc. IEEE Nanotechechnology Materials and Devices Conf., 2009, p. 196.
21. C. Anghel, P. Chilagani, A. Amara, and A. Vladimirescu: Appl. Phys. Lett. 96 (2010) 122104[AIP Scitation].