Jpn. J. Appl. Phys. 51 (2012) 04DD04 (5 pages)  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (790K)| |Buy This Article|

Re-Examination of Performance and Reliability Degradation in Metal–Oxide–Nitride–Oxide–Semiconductor Memory with Ultrathin SiN Charge Trap Layers

Haruka Kusai, Misako Morota, Masato Oda, Shosuke Fujii, Kiwamu Sakuma, and Masato Koyama

Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation, Yokohama 235-8522, Japan

(Received September 26, 2011; accepted December 12, 2011; published online April 20, 2012)

We demonstrated that the degradation of program characteristics in metal–oxide–nitride–oxide–semiconductor (MONOS) devices consisting of an ultrathin (∼2 nm) SiN charge trap layer is due to a decrease in the electron capture efficiency, instead of a reduction in the number of available trap sites. From the data retention properties with applied gate bias voltage, we clarified that charge loss through the tunnel layer during data retention becomes more significant with decreasing SiN thickness. These results indicate that to improve the performance and reliability of MONOS devices with an ultrathin SiN charge trap layer, measures must be taken to enhance the capture cross section of the traps and to inhibit carrier motion in the SiN layer simultaneously.

URL: http://jjap.jsap.jp/link?JJAP/51/04DD04/
DOI: 10.1143/JJAP.51.04DD04


|Full Text PDF (790K)| |Buy This Article| Citation:


References

  1. T. Ishida, T. Mine, D. Hisamoto, Y. Shimamoto, and R. Yamada: IEEE Electron Device Lett. 29 (2008) 920[CrossRef].
  2. T. Melde, M. F. Beug, L. Bach, S. Riedel, C. Ludwig, and T. Mikolaijck: NVSMW, 2008, p. 130.
  3. J. Fujiki, S. Fujii, N. Yasuda, and K. Muraoka: Jpn. J. Appl. Phys. 49 (2010) 04DD07[JSAP].
  4. S. Fujii, N. Yasuda, J. Fujiki, and K. Muraoka: Jpn. J. Appl. Phys. 49 (2010) 04DD06[JSAP].
  5. S. Fujii, R. Fujitsuka, K. Sekine, and N. Yasuda: IRPS, 2011, p. 839.
  6. C. Sandhya, A. B. Oak, N. Chattar, A. S. Joshi, U. Ganguly, C. Olsen, S. M. Seutter, L. Date, R. Hung, J. Vasi, and S. Mahapatra: IEEE Trans. Electron Devices 56 (2009) 3123[CrossRef].
  7. J. Fujiki, T. Haimoto, N. Yasuda, and M. Koyama: Ext. Abstr. Solid State Devices and Materials, 2010, p. 756.
  8. A. Mauri, C. M. Compagnoni, S. Amoroso, A. Maconi, F. Cattaneo, A. Benvenuti, A. S. Spinelli, and A. L. Lacaita: IEDM Tech. Dig., 2008, p. 555.

|TOP|  |Previous Article| |Next Article|  |Table of Contents| |JJAP Home|
Copyright © 2013 The Japan Society of Applied Physics
Contact Information