Jpn. J. Appl. Phys. 51 (2012) 04DE04 (6 pages)  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (1114K)| |Buy This Article|

0.1 V 13 GHz Transformer-Based Quadrature Voltage-Controlled Oscillator with a Capacitor Coupling Technique in 90 nm Complementary Metal Oxide Semiconductor

Tatsuya Kamimura, Sang-yeop Lee, Satoru Tanoi, Hiroyuki Ito, Noboru Ishihara, and Kazuya Masu

Solutions Research Laboratory, Tokyo Institute of Technology, Yokohama 226-8503, Japan

(Received September 26, 2011; accepted December 16, 2011; published online April 20, 2012)

A low power-supply voltage and high-frequency quadrature voltage-controlled oscillator (QVCO) using a combination of capacitor coupling and transformer feedback techniques is presented. The capacitor coupling technique can boost the transconductance of the LC-VCO core and coupling transconductance of QVCO at high frequency. Also, this technique can improve the quality factor of the QVCO at high frequency with low power-supply voltage, compared with the conventional QVCO. In addition, the capacitor coupling QVCO with transformer feedback can improve the quality factor of QVCO. Using this topology, the QVCO is able to operate at over 10 GHz with lower power-supply voltage. Implemented in the 90 nm complementary metal oxide semiconductor (CMOS) process, the proposed QVCO measures 1-MHz-offset phase noise of -94 dBc/Hz at 13 GHz while consuming 0.68 mW from a 0.1 V power-supply.

URL: http://jjap.jsap.jp/link?JJAP/51/04DE04/
DOI: 10.1143/JJAP.51.04DE04


|Full Text PDF (1114K)| |Buy This Article| Citation:


References

  1. B.-A. Warneke and K. S.-J. Pister: IEEE ISSCC Tech. Dig., 2004, p. 316.
  2. J.-M. Rabaey, J. Ammer, T. Karalar, S. Li, B. Otis, M. Sheets, and T. Tuan: IEEE ISSCC Tech. Dig., 2002, p. 200.
  3. S. Li, I. Kipnis, and M. Ismail: IEEE J. Solid-State Circuits 38 (2003) 1626.
  4. J. Tang, P. Ven, D. Kasperkovitz, and A. Roermund: IEEE J. Solid-State Circuits 37 (2002) 657.
  5. P. Andreani, A. Bonfanti, L. Romano, and C. Samori: IEEE J. Solid-State Circuits 37 (2002) 1737.
  6. K. Kwok and H.-C. Luong: IEEE J. Solid-State Circuits 40 (2005) 652.
  7. J. Yang, C.-Y. Kim, D.-W. Kim, and S. Hong: IEEE Trans. Circuits Syst. 57 (2010) 173.
  8. A. Mazzanti and P. Andreani: IEEE J. Solid-State Circuits 43 (2008) 2716.
  9. K. Okada, Y. Nomiyama, R. Murakami, and A. Matsuzawa: IEEE VLSI Circuits Tech. Dig., 2009, p. 228.
  10. H.-R. Kim, C.-Y. Cha, S.-M. Oh, M.-S. Yang, and S.-G. Lee: IEEE J. Solid-State Circuits 39 (2004) 952.
  11. P. Andreani, A. Bonfanni, L. Romano, and C. Samori: IEEE J. Solid-State Circuits 37 (2002) 1737.
  12. I.-R. Chamas and S. Raman: IEEE Trans. Circuits Syst. I 54 (2007) 689.
  13. P. Ven, J. Tang, D. Kasperkovitz, and A. Roermund: IEEE Symp. VLSI Circuits Tech. Dig., 2001, p. 115.

|TOP|  |Previous Article| |Next Article|  |Table of Contents| |JJAP Home|
Copyright © 2013 The Japan Society of Applied Physics
Contact Information