Jpn. J. Appl. Phys. 22 (1983) Supplement 22-1 pp. 393-396  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF (438K)| |Buy This Article|

14th Conf. (1982 Int.) Solid State Devices, Tokyo, 1982

Design Considerations of Coupling Capacitors in GaAs Integrated Circuits

Alec Livingstone and David Welbourn

British Telecommunications Research Laboratories, Martlesham Heath, Ipswich, Suffolk, England, IP5 7RE

Capacitor coupling of GaAs depletion mode FETs is being pursued as a method of achieving low power integrated circuits which are tolerant of widely varying process parameters. The performance of these capacitors has been examined in three particular areas; the effect of backbias applied to an adjacent contact, the effect of geometry on the frequency dependence of the capacitance and alternative capacitor structures. The results have significance beyond capacitor coupling because they reveal the interaction of active device layers with other circuit elements, results which become increasingly important as high packing densities are approached on GaAs wafers.

URL: http://jjap.jsap.jp/link?JJAPS/22S1/393/


|Full Text PDF (438K)| |Buy This Article| Citation:


|TOP|  |Previous Article| |Next Article|  |Table of Contents| |JJAP Home|
Copyright © 2013 The Japan Society of Applied Physics
Contact Information